Abstract-For the first time, we report the combined application of a SiGe source and a delta-doped p+ region in a PD SOI MOSFET to minimize the impact of floating body effect on both the drain breakdown voltage and the single transistor latch. Our results demonstrate that the proposed SOI structure exhibits as large as 200% improvement in the breakdown voltage and is completely immune to single transistor latch when compared to the conventional SOI MOSFET thus improving the reliability of these structures in VLSI applications.
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Index Terms-CMOS reliability, drain breakdown, floating body effect, single transistor latch, SOI MOSFET. OI DEVICES are strong contenders for future VLSI applications. The partially depleted SOI MOSFET have been projected to be very useful in low power as well as high-performance VLSI CMOS digital IC applications [1] . However, the floating body in PD SOI MOSFET causes a strong bipolar action leading to an extremely high subthreshold slope, reduced drain breakdown voltage [2] and single transistor latch [3] leading to a degradation in the reliability of these devices. There are 2 kinds of methods useful to alleviate the floating-body problem: those aimed at altering the source/drain properties [4] or those altering the properties in the channel/buried oxide interface [5] , [6] not been addressed so far is: how the floating body effect can be contained if a suitable combination of the above methods is used. This paper demonstrates for the first time that by a combined application of:
ACRONYMS
• the SiGe source,
• the delta-doped p + region on the source side in the body ofaPD SOI MOSFET, the drain breakdown voltage can not only be improved by as large as 3 times but also very high immunity to single transistor latch can be achieved when compared to the conventional PD SOI MOSFET. Two-dimensional simulation results are presented and the reasons for the improved performance are analyzed. Fig. 1 shows the cross-section of the proposed n-channel SOI MOSFET consisting of an SiGe source and a delta-doped p + region extending from the edge of the source to the center of the channel. Table I gives the device parameters for the structure. The Ge fraction in the SiGe source is fixed at 20% in these simulations which can be realized using Ge implantation into the source [4] . Creating the thin delta doped p + region requires a low thermal budget process. NMOSFET with extremely steep channel profiles have been demonstrated using the post-low-energy implanting selective epitaxy (PLISE) [7] . Just as in the case of Ep+DSFET [6] the PLISE technology canbe adopted to form the delta-doped p + region in the structure which is also verified using TSUPREM4. The characteristics of the proposed structure are simulated using a powerful 2-dimensional simulator [9] . The proposed structure (with the SiGe n+ source and the delta-doped p + region in the channel) shows an appreciably large drain breakdown voltage (10.5 V) compared to the conventional PD SOI MOSFET (3.5 V). The reason for this large improvement can be understood by examining Fig. 3 in which the hole current vectors of our structure (with VDS = 7 V) are compared with that of conventional SOI MOSFET (with VTJS = 3.5 V). Since most of the hole current in the proposed structure is collected through the n + p + junction instead of the n + p junction in the channel, then the current gain of the parasitic bipolar transistor is now small because of the buried p + region acting as the base. This low current-gain limits the collector current of the parasitic transistor and thus reduces the regenerative feedback resulting in a higher drain breakdown voltage. The introduction of Ge into the source and the consequent bandgap reduction further increases the hole current through the source-body junction. This results in an additional reduction in transistor current gain leading to an appreciable increase in the breakdown voltage. 
5.

III. SIMULATION RESULTS AND DISCUSSION
A. Effect of the SiGe Source and the Delta-Doped p + Region on Drain Characteristics
B. Optimum Length of the Delta-Doped p + Region
The length of the delta-doped p + region has been investigated; and it affects the drain breakdown voltage. the delta-doped p + region gets close to the drain, nearly all the drain voltage is dropped between the n+ drain and the buried p + extension, thus resulting in a region of high electric field [6] . This leads to a large multiplication of carriers and therefore a lower breakdown voltage.
C. Elimination of Single Transistor Latch
An important problem which is peculiar to the SOI MOSFET is the "single transistor latch" [3] . This phenomenon is caused by the parasitic bipolar transistor which amplifies the base current (the hole current generated by impact ionization near the drain junction). When the drain bias is low, then the usual subthreshold slope is obtained under forward as well as reverse gate voltage scan conditions. If the drain voltage is increased, then the impact ionization near the drain junction raises the body potential. This reduces the threshold voltage (reverse body effect) and leads to an increase in the drain current, which in turn increases impact ionization near the drain. When the gain of the positive feedback loop reaches unity, the drain current suddenly increases, and a very high value of subthreshold slope is observed, resulting in a complete loss of gate control.
To examine the "single transistor latch" problem, the simulated J D s -VGS curves of the conventional PD SOI MOSFET are compared with those of the proposed structure, as shown in Fig. 5 . At lower VDS values, the conventional PD SOI MOSFET exhibits usual subthreshold characteristics for both the forward and the reverse scans of the gate voltage. However, for a higher drain voltage, there is a complete loss of gate control in the reverse scan, and the drain current stays high, even for low values of Vbs • The latchup condition is indicated in the simulations by a nonconvergence caused by the discontinuity in / D s-However, in the proposed structure, the IDS -V GS curve is identical for both the forward and the reverse scan of the gate voltage, even at a higher drain voltage, thus making the structure immune to the single transistor latch.
The suppression of the parasitic bipolar action due to the delta-doped p + region and the SiGe source can also be confirmed from the 2D electron concentration plots in the body shown in Fig. 6 . There is an appreciable back injection of electrons from the source into the body, for the conventional SOI MOSFET, even at VGS = -1 V. This results in a diffusion current leading to an appreciable bipolar action and makes the drain -1 current very large. However, in the proposed structure, the injected electron concentration is much less and, therefore, the bipolar action is completely absent.
